

512K x 8 HIGH-SPEED CMOS STATIC RAM

JULY 2001

FEATURES

- High-speed access times:
 10, 12 and 15 ns
- · High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- CE power-down
- Fully static operation: no clock or refresh required
- · TTL compatible inputs and outputs
- Single 3.3V power supply
- Packages available:
 - 36-pin 400-mil SOJ
 - 36-pin miniBGA
 - 44-pin TSOP (Type II)

DESCRIPTION


The *ISSI* IS61LV5128 is a very high-speed, low power, 524,288-word by 8-bit CMOS static RAM. The IS61LV5128 is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 μ W (typical) with CMOS input levels.

The IS61LV5128 operates from a single 3.3V power supply and all inputs are TTL-compatible.

The IS61LV5128 is available in 36-pin 400-mil SOJ, 36-pin mini BGA, and 44-pin TSOP (Type II) packages.


FUNCTIONAL BLOCK DIAGRAM




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Silicon Solution, Inc.



PIN CONFIGURATION 36 mini BGA



44-Pin TSOP (Type II)




PIN DESCRIPTIONS

A0-A18	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Bidirectional Ports
Vcc	Power
GND	Ground
NC	No Connection

TRUTH TABLE

Mode	WE	Œ	ŌĒ	I/O Operation	Vcc Current
Not Selected (Power-down)	Х	Н	Χ	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	Icc
Read	Н	L	L	D оит	Icc
Write	L	L	Χ	DIN	Icc

36-Pin SOJ





ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

Notes:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	10 ns Vcc	12 ns, 15 ns Vcc
Commercial	0°C to +70°C	3.3V +10%, -5%	3.3V ± 10%
Industrial	–40°C to +85°C	3.3V +10%, -5%	3.3V ± 10%

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
C _{I/O}	Input/Output Capacitance	Vout = 0V	8	pF

Notes

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 3.3V$.

IS61LV5128



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., IoH = -4.0 mA		2.4	_	V
VoL	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.0	Vcc + 0.3	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
lu	Input Leakage	GND ≤ Vin ≤ Vcc	Com. Ind.	–1 –5	1 5	μA
ILO	Output Leakage	$GND \leq V_{OUT} \leq V_{CC}, \ Outputs \ Disabled$	Com. Ind.	–1 –5	1 5	μΑ

Note:

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-10 n	s	-12 n	s	-15	ns	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	Vcc Operating Supply Current	V CC = Max., \overline{CE} = VIL I OUT = 0 mA, f = f MAX.	Com. Ind.	_	145 155	_	135 145	_	125 135	mA
ISB	TTL Standby Current (TTL Inputs)		Com. Ind.	_	70 80	_	60 70	_	50 60	mA
ISB1	TTL Standby Current (TTL Inputs)	$\begin{aligned} &\text{Vcc} = \text{Max.}, \\ &\text{Vin} = \text{ViH or ViL} \\ &\overline{\text{CE}} \geq \text{ViH, f} = 0 \end{aligned}$	Com. Ind.	_	20 25	_	20 25		20 25	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:controller} \begin{split} & \frac{Vcc}{CE} \leq Vcc - 0.2V, \\ & V_{\text{IN}} \geq Vcc - 0.2V, \text{ or } \\ & V_{\text{IN}} \leq 0.2V, f = 0 \end{split}$	Com. Ind.	_	10 15	_	10 15	_	10 15	mA

Note:

^{1.} $V_{IL} = -3.0V$ for pulse width less than 10 ns.

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-10	ns	-12	ns	-15	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	10	_	12	_	15	_	ns
taa	Address Access Time	_	10	_	12	_	15	ns
tона	Output Hold Time	3	_	3	_	3	_	ns
tace	CE Access Time	_	10	_	12	_	15	ns
t DOE	OE Access Time	_	4	_	5	_	7	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	ns
t HZOE ⁽²⁾	OE to High-Z Output	0	4	0	5	0	6	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	3	_	ns
thzce ⁽²⁾	CE to High-Z Output	0	4	0	6	0	8	ns
t PU	Power Up Time	0	_	0	_	0	_	ns
t PD	Power Down Time		10	_	12	_	15	ns


Notes:

Figure 2

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS



 $\begin{array}{c} 319 \ \Omega \\ 3.3 \text{VO} \\ \hline \\ \text{OUTPUTO} \\ \hline \\ \text{Including} \\ \text{jig and} \\ \text{scope} \end{array} \qquad \begin{array}{c} 353 \ \Omega \\ \hline \\ \end{array}$

Figure 1


^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$)



READ CYCLE NO. 2 $^{(1,3)}$ ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled)



Notes:

- WE is HIGH for a Read Cycle.
 The device is continuously selected. OE, CE = VIL.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)


		-10) ns	-12	ns	-15	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	10	_	12	_	15	_	ns
tsce	CE to Write End	8	_	9	_	10	_	ns
taw	Address Setup Time to	8	— Write End	9	_	10	_	ns
tha	Address Hold from	0	— Write End	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	0	_	ns
t PWE1 ⁽⁴⁾	WE Pulse Width	8	_	8	_	10	_	ns
tpwE2	WE Pulse Width (OE = LOW)	10	_	12	_	12	_	ns
tsp	Data Setup to Write End	6	_	6	_	7	_	ns
t HD	Data Hold from Write End	0	_	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	0	5	0	6	0	7	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	0		0		0		ns

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 4. Tested with OE HIGH.


AC WAVEFORMS

WRITE CYCLE NO. $1^{(1,2)}$ (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)






WRITE CYCLE NO. 2^(1,2) (WE Controlled: OE is HIGH During Write Cycle)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if OE VIH.

WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)





ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
10	IS61LV5128-10K	400-mil Plastic SOJ
10	IS61LV5128-10T	TSOP (Type II)
10	IS61LV5128-10B	mini BGA (8mmx10mm)
12	IS61LV5128-12K	400-mil Plastic SOJ
12	IS61LV5128-12T	TSOP (Type II)
12	IS61LV5128-12B	mini BGA (8mmx10mm)
15	IS61LV5128-15K	400-mil Plastic SOJ
15	IS61LV5128-15T	TSOP (Type II)
15	IS61LV5128-15B	mini BGA (8mmx10mm)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
10	IS61LV5128-10KI	400-mil Plastic SOJ
10	IS61LV5128-10TI	TSOP (Type II)
10	IS61LV5128-10BI	mini BGA (8mmx10mm)
12	IS61LV5128-12KI	400-mil Plastic SOJ
12	IS61LV5128-12TI	TSOP (Type II)
12	IS61LV5128-12BI	mini BGA (8mmx10mm)
15	IS61LV5128-15KI	400-mil Plastic SOJ
15	IS61LV5128-15TI	TSOP (Type II)
15	IS61LV5128-15BI	mini BGA (8mmx10mm)



Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774

Fax: (408) 588-0806 E-mail: sales@issi.com

www.issi.com